



Product Summary



V_{DS}	$R_{DS(ON_TYP)}$	I_{D_MAX}
60 V	1.2 m Ω @ $V_{GS} = 10V$	235 A

LFPAK5060


Top View



Bottom View


PIN Configuration
(Top View)


Schematic Diagram

Sinesemi Automotive MOSFET

Features

- N-Channel Enhancement Mode - Standard Level
- AEC-Q101 Qualified, PPAP Capable
- 175°C Operating Temperature
- 100% ΔV_{DS} & UIS & Rg Tested

Applications

- General Automotive Applications

Mechanical Data

- Green Molding Compound
- Moisture Sensitivity: Level 1 per J-STD-020
- UL Flammability Classification Rating 94V-0

Ordering Information

Orderable Part Number	Package Type	Device Marking	Form	Quantity (pcs)
SMT6001AHFP5Q	LFPAK5060	6001AHQ	13" Tape&Reel	5,000

Maximum Ratings (@ $T_C = 25^\circ\text{C}$, unless otherwise specified.)

Parameter	Symbol	Value	Unit
Drain - Source Voltage	V_{DS}	60	V
Gate - Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ($V_{GS} = 10V$) ⁽¹⁾	I_D	235	A
		166	A
Pulsed Drain Current ⁽²⁾	I_{DM}	940	A
Single Pulse Avalanche Energy ⁽³⁾	E_{AS}	740	mJ
Single Pulse Avalanche Current ($L = 0.1mH$)	I_{AS}	70	A
Power Dissipation	P_D	160	W
		80	W
Junction & Storage Temperature Range	T_J, T_{STG}	-55 ~ +175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ.	Max.	Unit
Thermal Resistance, Junction-to-Ambient ⁽⁴⁾	$R_{\theta JA}$	33	42	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Case ⁽⁵⁾	$R_{\theta JC}$	0.72	0.9	$^\circ\text{C/W}$

Electrical Characteristics (@ $T_J = 25^\circ\text{C}$, unless otherwise specified.)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Off Characteristics ⁽⁶⁾						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V	-	-	1.0	μA
		T _J = 125°C	-	-	100	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} = 0V	-	-	±100	nA
On Characteristics ⁽⁶⁾						
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D = 250μA	2.0	3.0	4.0	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} = 10V, I _D = 20A	-	1.2	1.5	mΩ
Forward Transconductance	g _{fs}	V _{DS} = 5.0V, I _D = 20A	-	68	-	S
Diodes Forward Voltage	V _{SD}	I _S = 2.0A, V _{GS} = 0V	-	0.7	1.2	V
Dynamic Characteristics ⁽⁷⁾						
Input Capacitance	C _{iss}	V _{DS} = 30V, V _{GS} = 0V, f = 1MHz	-	4993	6491	pF
Output Capacitance	C _{oss}		-	2341	3043	pF
Reverse Transfer Capacitance	C _{rss}		-	98	196	pF
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz	-	2.1	-	Ω
Switching Characteristics ⁽⁷⁾						
Turn-On DelayTime	t _{d(on)}	V _{GS} = 10V, V _{DS} = 30V I _D = 20A, R _{GEN} = 3.0Ω	-	8.5	-	ns
Rise Time	t _r		-	17	-	ns
Turn-Off DelayTime	t _{d(off)}		-	52	-	ns
Fall Time	t _f		-	22	-	ns
Gate Charge Characteristics ⁽⁷⁾						
Total Gate Charge (V _{GS} = 10V)	Q _g	V _{DS} = 30V, I _D = 20A V _{GS} = 10V	-	78	101	nC
Total Gate Charge (V _{GS} = 6.0V)	Q _g		-	49	64	nC
Gate-Source Charge	Q _{gs}		-	18.0	27	nC
Gate-Drain Charge	Q _{gd}		-	17.8	27	nC
Gate Plateau Voltage	V _{plateau}		-	4.1	-	V
Drain-Source Diode Characteristics ⁽⁷⁾						
Body Diode Reverse Recovery Time	t _{rr}	I _F = 20A, dI/dt = 100A/μs, T _J = 25°C	-	66	-	ns
Body Diode Reverse Recovery Charge	Q _{rr}		-	73	-	nC
Diode Forward Current	I _S	T _C = 25°C	-	-	235	A

Notes:

1. This current is chip limited, which is calculated based on R_{thjc} .
2. This current is calculated on single pulse with 10 μs Single Pulse.
3. Defined by design, not subject to production test, E_{AS} condition: $T_J = 25^\circ\text{C}$, $V_{DD} = 30V$, $V_{GS} = 10V$, $L = 1.0\text{mH}$.
4. Device mounted on FR-4 substrate PC board with 2oz copper in 1inch square cooling area.
5. Thermal resistance from junction to exposed pad.
6. Short duration pulse test used to minimize self-heating effect.
7. Defined by design, not subject to production.

Typical Electrical and Thermal Characteristics




Figure 1: Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Gate-Source Voltage




Figure 4: On-Resistance vs. Drain Current and Gate Voltage




Figure 5: On-Resistance vs. Junction Temperature




Figure 6: Source-Drain Diode Forward Voltage

Typical Electrical and Thermal Characteristics




Figure 7: Gate Threshold Variation vs. Junction Temperature




Figure 8: Gate Charge Characteristics




Figure 9: Capacitance Characteristics




Figure 10: Power Derating




Figure 11: Current Derating







Figure 12: Safe Operating Area

Typical Electrical and Thermal Characteristics

Figure 13: Normalized Maximum Transient Thermal Impedance

LFP5060 Package Outline
Package Outline


DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	1.000	--	1.300
A1	0.000	--	0.150
A2	0.980	1.050	1.120
b	0.350	0.420	0.500
b1	4.020	4.230	4.410
c	0.180	0.230	0.280
c1	0.240	0.270	0.300
D	--	--	5.300
D1	4.950	5.130	5.300
D2	3.500	--	3.800
E	5.950	--	6.250
E1	4.450	4.600	4.750
E2	4.100	--	4.450
e	1.270 BSC.		
L	0.400	0.650	0.850
L1	0.270	--	0.570
L2	0.800	--	1.300
theta	0°	--	8°

Recommended Soldering Footprint


DIMENSIONS: MILLIMETERS