



Product Summary



V_{DS}	$R_{DS(ON)_TYP}$	I_{D_MAX}
40 V	0.61 m Ω @ $V_{GS} = 10V$	345 A

LFPAK5060


Top View



Bottom View


 PIN Configuration
(Top View)


Schematic Diagram

Features

- Low On-Resistance
- Excellent FoM (figure of merit)
- 100% ΔV_{DS} & UIS & Rg Tested


Applications

- Load switching
- Motor driver
- High frequency switching, synchronous rectification

Mechanical Data

- Green Molding Compound
- Moisture Sensitivity: Level 1 per J-STD-020
- UL Flammability Classification Rating 94V-0

Ordering Information

Orderable Part Number	Package Type	Device Marking	Form	Quantity (pcs)
SMT400SAHFP5	LFPAK5060	400SAH	13" Tape&Reel	5,000

Maximum Ratings (@ $T_C = 25^\circ\text{C}$, unless otherwise specified.)

Parameter	Symbol	Value	Unit
Drain - Source Voltage	V_{DS}	40	V
Gate - Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ($V_{GS} = 10V$) ⁽¹⁾	I_D	$T_C = 25^\circ\text{C}$ 345	A
		$T_C = 100^\circ\text{C}$ 218	A
Pulsed Drain Current ⁽²⁾	I_{DM}	1380	A
Single Pulse Avalanche Energy ⁽³⁾	E_{AS}	1040	mJ
Single Pulse Avalanche Current ($L = 0.1\text{mH}$)	I_{AS}	75	A
Power Dissipation	P_D	$T_C = 25^\circ\text{C}$ 137	W
		$T_C = 100^\circ\text{C}$ 55	W
Junction & Storage Temperature Range	T_J, T_{STG}	-55 ~ +150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ.	Max.	Unit
Thermal Resistance, Junction-to-Ambient ⁽⁴⁾	$R_{\theta JA}$	30	38	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Case ⁽⁵⁾	$R_{\theta JC}$	0.70	0.91	$^\circ\text{C/W}$

Electrical Characteristics (@ $T_J = 25^\circ\text{C}$, unless otherwise specified.)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Off Characteristics ⁽⁶⁾						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	40	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40V, V _{GS} = 0V	-	-	1.0	μA
		T _J = 125°C	-	-	100	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} = 0V	-	-	±100	nA
On Characteristics ⁽⁶⁾						
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D = 250μA	2.0	3.0	4.0	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} = 10V, I _D = 20A	-	0.61	0.75	mΩ
Forward Transconductance	g _{fs}	V _{DS} = 5.0V, I _D = 20A	-	68	-	S
Diodes Forward Voltage	V _{SD}	I _S = 2.0A, V _{GS} = 0V	-	0.7	1.2	V
Dynamic Characteristics ⁽⁷⁾						
Input Capacitance	C _{iss}	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz	-	5271	-	pF
Output Capacitance	C _{oss}		-	2951	-	pF
Reverse Transfer Capacitance	C _{rss}		-	78	-	pF
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz	-	1.3	-	Ω
Switching Characteristics ⁽⁷⁾						
Turn-On DelayTime	t _{d(on)}	V _{GS} = 10V, V _{DS} = 20V I _D = 20A, R _{GEN} = 3.0Ω	-	9.0	-	ns
Rise Time	t _r		-	18	-	ns
Turn-Off DelayTime	t _{d(off)}		-	40	-	ns
Fall Time	t _f		-	18	-	ns
Gate Charge Characteristics ⁽⁷⁾						
Total Gate Charge (V _{GS} = 10V)	Q _g	V _{DS} = 20V, I _D = 20A V _{GS} = 10V	-	71	-	nC
Total Gate Charge (V _{GS} = 7.0V)	Q _g		-	51	-	nC
Gate-Source Charge	Q _{gs}		-	21	-	nC
Gate-Drain Charge	Q _{gd}		-	12.9	-	nC
Gate Plateau Voltage	V _{plateau}		-	4.4	-	V
Drain-Source Diode Characteristics ⁽⁷⁾						
Body Diode Reverse Recovery Time	t _{rr}	I _F = 20A, dI/dt = 100A/μs,	-	63	-	ns
Body Diode Reverse Recovery Charge	Q _{rr}	T _J = 25°C	-	92	-	nC
Diode Forward Current	I _S	T _C = 25°C	-	-	345	A

Notes:

1. This current is chip limited, which is calculated based on R_{thjc} .
2. This current is calculated on single pulse with 10 μs Sinle Pulse.
3. Defined by design, not subject to production test, E_{AS} condition: $T_J=25^\circ\text{C}$, $V_{DD}=20V$, $V_{GS}=10V$, $L=1.0\text{mH}$.
4. Device mounted on FR-4 substrate PC board with 2oz copper in 1inch square cooling area.
5. Thermal resistance from junction to the exposed pad.
6. Short duration pulse test used to minimize self-heating effect.
7. Defined by design, not subject to production.

Typical Electrical and Thermal Characteristics




Figure 1: Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Gate-Source Voltage




Figure 4: On-Resistance vs. Drain Current and Gate Voltage




Figure 5: On-Resistance vs. Junction Temperature




Figure 6: Source-Drain Diode Forward Voltage

Typical Electrical and Thermal Characteristics




Figure 7: Gate Threshold Variation vs. Junction Temperature




Figure 8: Gate Charge Characteristics




Figure 9: Capacitance Characteristics




Figure 10: Power Derating




Figure 11: Current Derating










Figure 12: Safe Operating Area

Typical Electrical and Thermal Characteristics

Figure 13: Normalized Maximum Transient Thermal Impedance

LFPAK5060 Package Outline
Package Outline

Top View

Side View

Bottom View

Front View
NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
2. ALL DIMNESIONS IN MILLIMETER (ANNGLE IN DEGREE).
3. DIMENSIONS "D1" AND "E1" DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	1.00	--	1.30
A1	0.00	--	0.15
A2	0.98	1.03	1.10
b	0.35	0.42	0.50
b1	4.02	4.23	4.41
c	0.19	0.22	0.25
c1	0.24	0.27	0.30
D	5.10	--	5.30
D1	4.95	5.13	5.30
D2	3.50	--	3.70
E	5.95	--	6.20
E1	4.45	4.58	4.70
E2	4.10	--	4.45
e	1.27 BSC.		
L	0.40	0.65	0.85
L1	0.27	--	0.57
L2	0.80	--	1.30
θ	0°	--	8°

Recommended Soldering Footprint


DIMENSIONS:MILLIMETERS