



Product Summary


V_{SS}	$R_{SS(ON_TYP)}$	I_{S_MAX}
12 V	2.1 m Ω @ $V_{GS} = 4.5V$	29 A
	2.2 m Ω @ $V_{GS} = 3.8V$	
	2.6 m Ω @ $V_{GS} = 3.1V$	
	3.2 m Ω @ $V_{GS} = 2.5V$	

CSP3015-10


Top View



Bottom View


 PIN Configuration
(Top View)

Source1:1,2,4,5 Gate1:3

Source2:6,7,9,10 Gate2:8


Features

- Trench Technology
- ESD Protected Gate
- Common-Drain Type
- Supper High Density Cell Design
- Extremely Low Threshold Voltage
- Excellent Source to Source On-Resistance


**HALOGEN
FREE**

Applications

- Li-battery Protection Circuit



Schematic Diagram

Ordering Information

Orderable Part Number	Package Type	Device Marking	Form	Quantity (pcs)
SMN1202ACP10	CSP3015-10	1202AP10	7" Tape&Reel	3,000

Maximum Ratings (@ $T_C = 25^\circ C$, unless otherwise specified.)

Parameter	Symbol	Value	Unit
Source - Source Voltage	V_{SS}	12	V
Gate - Source Voltage	V_{GS}	± 8	V
Continuous Source Current ($V_{GS} = 4.5V$)	$I_S^{(1)}$	13.8	A
	$I_S^{(2)}$	29	A
Pulsed Source Current ⁽³⁾	I_{SM}	140	A
Power Dissipation	$P_D^{(1)}$	0.57	W
	$P_D^{(2)}$	3.5	W
Junction & Storage Temperature Range	T_J, T_{STG}	-55 ~ +150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Typ.	Max.	Unit
Thermal Resistance, Junction-to-Ambient ⁽¹⁾	$R_{\theta JA}$	155	220	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient ⁽²⁾	$R_{\theta JA}$	30	36	$^\circ C/W$

Electrical Characteristics (@ $T_J = 25^\circ\text{C}$, unless otherwise specified.)


Parameter	Symbol	Test Condition		Min.	Typ.	Max.	Unit
Off Characteristics ⁽⁴⁾							
Source-Source Breakdown Voltage	V _{SSS}	V _{GS} = 0V, I _D = 1.0mA		12	-	-	V
Zero Gate Voltage Drain Current	I _{SSS}	V _{SS} = 12V, V _{GS} = 0V	Test Circuit1	-	-	1.0	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±8.0V, V _{SS} = 0V	Test Circuit2	-	-	±10	μA
On Characteristics ⁽⁴⁾							
Gate Threshold Voltage	V _{GS(th)}	V _{SS} = 10V, I _s = 1.1mA	Test Circuit3	0.5	0.9	1.4	V
Static Source-Source On-Resistance	R _{SS(ON)}	V _{GS} = 4.5V, I _S = 6.0A	Test Circuit4	1.5	2.1	2.7	mΩ
		V _{GS} = 3.8V, I _S = 6.0A		1.6	2.2	2.8	mΩ
		V _{GS} = 3.1V, I _S = 6.0A		1.7	2.6	3.9	mΩ
		V _{GS} = 2.5V, I _S = 6.0A		1.9	3.2	6.0	mΩ
Diodes Forward Voltage	V _{F(S-S)}	I _S = 2.0A, V _{GS} = 0V	Test Circuit7	-	0.7	1.0	V
Switching Characteristics ⁽⁵⁾							
Turn-On DelayTime	t _{d(on)}	V _{GS} = 4.5V, V _{SS} = 6.0V I _S = 6.0A, R _{GEN} = 3.0Ω	Test Circuit5	-	0.5	-	μs
Rise Time	t _r			-	1.8	-	μs
Turn-Off DelayTime	t _{d(off)}			-	3.0	-	μs
Fall Time	t _f			-	6.3	-	μs
Gate Charge Characteristics ⁽⁵⁾							
Total Gate Charge (V _{GS} = 4.5V)	Q _g	V _{GS} = 4.5V, V _{SS} = 6.0V I _S = 6.0A	Test Circuit6	-	31	-	nC
Gate-Source Charge	Q _{gs}			-	7.4	-	nC
Gate-Drain Charge	Q _{gd}			-	8.7	-	nC







Notes:






- Device mounted on FR-4 substrate PC board with 2oz copper in 1inch square cooling area.
- Device mounted on Ceramic substrate (70mm X 70mm X t1.0mm, 2oz Copper) fully covered with copper.
- This current is calculated on single pulse with 10 μs Pulse & Duty Cycle = 1%.
- Short duration pulse test used to minimize self-heating effect.
- Defined by design, not subject to production.


Test Circuit

FET1 and the FET2 are both measured. Test circuits are example of measuring the FET1 side



Typical Electrical and Thermal Characteristics

Figure 1: Output Characteristics

Figure 2: Transfer Characteristics

Figure 3: On-Resistance vs. Gate-Source Voltage

Figure 4: On-Resistance vs. Drain Current and Gate Voltage

Figure 5: On-Resistance vs. Junction Temperature

Figure 6: Source-Source Diode Forward Voltage

Typical Electrical and Thermal Characteristics

Figure 7: Gate Threshold Variation vs. Junction Temperature

Figure 8: Gate Charge Characteristics

Figure 9: Current Derating

Figure 10: Safe Operating Area

Figure 11: Normalized Maximum Transient Thermal Impedance

CSP-10 Package Outline
Package Outline


DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.083	0.110	0.153
b	0.220	0.250	0.280
b1	0.145	0.175	0.205
D	2.970	3.010	3.050
E	1.480	1.520	1.560
e	0.895BSC		
e1	0.750BSC		
e2	0.325BSC		
e3	0.425BSC		
Z	0.610		
Z1	0.223		
L	1.010	1.040	1.070

Recommended Soldering Footprint
