


WAFER DATASHEET

Features

- $V_{DS} = 60\text{ V}$
- $R_{DS(ON_TYP)} = 11.5\text{ m}\Omega$ ($V_{GS} = 10\text{ V}$)
- $R_{DS(ON_TYP)} = 14.5\text{ m}\Omega$ ($V_{GS} = 4.5\text{ V}$)

Applications

- Load Switching
- Motor Driver
- High Frequency Switching



Chip Information

Parameter	Value
Die Size (include scribe line)	1440 μm $\times$ 990 μm
Gate Pad Size	153 μm $\times$ 153 μm
Source Pad Size	Full Metalized Source
Scribe Line Size	60 μm
Wafer Thickness	150 μm $\pm$ 15 μm
Wafer Diameter	200 mm
Polyimide	Yes
Front Metal Composition & Thickness	AlCu, 5 μm
Back Metal Composition & Thickness	Ti/Ni/Ag, 1.4 μm
Gross Die (approximately)	20,001
Recommended Package	PDFN5060-8L




Diagram of Chip

Maximum Ratings (@ $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.)

Parameter	Symbol	Value	Units
Drain – Source Voltage	V_{DS}	60	V
Gate – Source Voltage	V_{GS}	± 20	V
Junction and Storage Temperature Range	T_J, T_{STG}	$-55 \sim +150$	$^\circ\text{C}$

Ordering Information

Orderable Part Number	Wafer Description
SYNM6014CLW	Sampling Tested Wafer
SYNM6014CLW-C	Full CP Tested Wafer

Electrical Characteristics (@ $T_J = 25\text{ }^\circ\text{C}$, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Units
Off Characteristics						
Drain–Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	60	—	—	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60\text{ V}, V_{GS} = 0\text{ V}$	—	—	1.0	μA
Gate–Body Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{ V}, V_{DS} = 0\text{ V}$	—	—	± 100	nA
On Characteristics ⁽¹⁾						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\text{ }\mu\text{A}$	1.2	1.7	2.5	V
Static Drain–Source On-Resistance ⁽¹⁾	$R_{DS(ON)}$	$V_{GS} = 10\text{ V}, I_D = 20\text{ A}$	—	11.5	13.8	m Ω
		$V_{GS} = 4.5\text{ V}, I_D = 15\text{ A}$	—	14.5	17.4	m Ω
Diode Forward Voltage	V_{SD}	$I_S = 2.0\text{ A}, V_{GS} = 0\text{ V}$	—	0.7	1.2	V

Dynamic Characteristics

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Units
Input Capacitance	C_{iss}	$V_{DS} = 30\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$	—	625	—	pF
Output Capacitance	C_{oss}		—	191	—	pF
Reverse Transfer Capacitance	C_{rss}		—	8.4	—	pF
Gate Resistance	R_g	$V_{GS} = 0\text{ V}, V_{DS} = 0\text{ V}, f = 1\text{ MHz}$	—	1.2	—	Ω

Gate Charge Characteristics

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Units
Total Gate Charge	Q_g	$V_{DS} = 30\text{ V}, I_D = 20\text{ A}, V_{GS} = 10\text{ V}$	—	10.5	—	nC
Gate–Source Charge	Q_{gs}		—	1.8	—	nC
Gate–Drain Charge	Q_{gd}		—	2.3	—	nC
Gate Plateau Voltage	$V_{plateau}$		—	3.2	—	V

Drain–Source Diode Characteristics

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Units
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 20\text{ A}, dI/dt = 100\text{ A}/\mu\text{s}, T_J = 25\text{ }^\circ\text{C}$	—	24.0	—	ns
Body Diode Reverse Recovery Charge	Q_{rr}		—	11.7	—	nC

Notes

1. $R_{DS(ON)}$ value is referred by the device assembled in PDFN5060-8L.

Important notice — Information in this document is provided in connection with 突触半导体 products and is subject to change without notice. Customers are responsible for verifying that the product is suitable for their application; no license to any intellectual property right is granted by this document.